

# AMIN FIROOZSHAHIAN

Phone: (650) 714-0592  
[aminf13@gmail.com](mailto:aminf13@gmail.com)  
[www.firoozshahian.com](http://www.firoozshahian.com)

2703 St. Giles Ln.  
Mountain View, CA 94040

## EXPERIENCE

---

**Intel Corporation**, Santa Clara, CA

Nov. 2014 – Present

### **Senior Staff - Silicon Architecture Engineer**, Product Architecture Group

- Leading architecture development and software enablement of novel technology for Xeon family of products
  - Driving definition of the architecture and hardware/software interfaces
  - Collaboration with various software teams for technology enablement
  - Close cooperation with the micro-architecture and design teams for technology implementation and validation
  - Leading performance evaluation and benchmarking of various aspects of the technology
- Member of the AIPG performance evaluation team
  - Developing cycle-accurate performance simulator of the Crest product line for deep learning acceleration
- Member of the Architecture Patent Committee
  - Evaluating and voting on architecture related patent proposals

**Hicamp Systems Inc**, Menlo Park, CA

Oct. 2008 – Nov. 2014

### **Member of Technical Staff**

- One of the first two employees joining the company
- Key member of the technical team developing and prototyping novel technology
  - Owned and delivered two major blocks of the architecture
- Responsibilities included:
  - Functional simulation
  - Architecture definition
  - Micro-architecture design
  - RTL coding and implementation
  - Test and verification
  - FPGA synthesis and timing closure
  - System debug and bring up
- Performed benchmarking and performance evaluation of the technology on the prototype system
- *Acquired by Intel in 2014*

**Stanford University**, Stanford, CA

Jan. 2001 – Oct. 2008

**Research Assistant**, Computer Systems Laboratory

- Architect for Smart Memories Project
- Designed a reconfigurable memory system for the test chip, with support for cache coherence, streaming and transactional memory models
- Developed a functional simulator to evaluate performance of the memory system architecture
- Designed micro-architecture and developed RTL implementation of a reconfigurable protocol controller for supporting cache coherent, streaming and transactional memory models
- Synthesized, and preformed pre-silicon test and verification of Smart Memories multiprocessor system
- Designed, implemented and tested an 8×8 packet switch with support for eight virtual channels and broadcasting for connecting Smart Memories test chips on a multi-chip board

**Talesh Electronic Company (TEC)**, Tehran, Iran

1996 – 2001

**Hardware/System Engineer**

- Involved in development of a number of projects, including industrial automation, data acquisition and microprocessor-based systems

**EDUCATION**

---

<b>PhD</b>	Stanford University, Electrical Engineering Department Stanford, CA, 94305 Dissertation: “Smart Memories: A Reconfigurable Memory System Architecture”	Jan. 2009
<b>MS</b>	University of Tehran, Faculty of Engineering Tehran, Iran	Jan. 2001
<b>BS</b>	Sharif University of Technology, Computer Engineering Department Tehran, Iran	Jun. 1998

**AWARDS AND HONORS**

---

<b>Winner of the Best Paper Award</b> 26th International Conference on Supercomputing (ICS '12)	2012
<b>Winner of the DAC/ISSCC Student Design Contest</b> Smart Memories Polymorphic Chip Multiprocessor	2009

### *Journal Papers*

M. Wachs, O. Sacham, Z. Asgar, A. Firoozshahian, S. Richardson and M. Horowitz, "[Bringing Up a Chip on the Cheap](#)," IEEE Design and Test of Computers, vol. 29, no. 6, Dec. 2012, pp. 57-65.

O. Sacham, O. Azizi, M. Wachs, W. Qadeer, A. Asgar, K. Kelley, J.P. Stevenson, S. Richardson, M. Horowitz, B. Lee, A. Solomatnikov and A. Firoozshahian, "[Rethinking Digital Design: Why Design Must Change](#)," IEEE Micro, volume 30, issue 6, Nov.-Dec. 2010, pp. 9-24 (*Invited Paper*).

J. Leverich, H. Arakida, A. Solomatnikov, A. Firoozshahian, M. Horowitz and C. Kozyrakis, "[Comparative Evaluation of Memory Models for Chip Multi-Processors](#)," ACM Transactions on Architecture and Code Optimization (TACO), vol. 5, no. 3, Nov. 2008, Article no. 12.

### *Conference Papers*

S. Ghorbani, Z. Yang, P.B. Godfrey, Y. Ganjali and A. Firoozshahian, "[DRILL: Micro Load Balancing for Low-Latency Data Center Networks](#)," Proceedings of the Conference of the ACM Special Interest Group on Data Communication (SIGCOMM '17), Aug. 21-25, 2017, Los Angeles, CA, pp. 225-238.

S. Ghorbani, B. Godfrey, Y. Ganjali and A. Firoozshahian, "[Micro Load Balancing in Data Centers with DRILL](#)," Proceedings of the 14th ACM Workshop on Hot Topics in Networks (HotNets XIV), Nov. 16-17, 2015, Philadelphia, PA, Article no. 17.

H. Litz, D. Cheriton, A. Firoozshahian, O. Azizi and J.P. Stevenson., "[SI-TM: Improving Transactional Memory Abort Rates through Snapshot Isolation](#)," Proceedings of the 19th international conference on Architectural support for programming languages and operating systems (ASPLOS 2014), Mar. 01-05, 2014, Salt Lake City, UT, pp. 383-398.

J.P. Stevenson, A. Firoozshahian, A. Solomatnikov, M. Horowitz and D. Cheriton, "[Sparse Matrix-Vector Multiply on HICAMP Architecture](#)," Proceedings of the 26th ACM international conference on Supercomputing (ICS '12), Jun. 25-29, 2012, Venice, Italy, pp. 195-204 (*Winner of the Best Paper Award*).

D. Cheriton, A. Firoozshahian, A. Solomatnikov, J.P. Stevenson and O. Azizi, "[HICAMP: Architectural Support for Efficient Concurrency-Safe Shared Structured Data Access](#)," Proceedings of the seventeenth international conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XVII), Mar. 03-07, 2012, London, England, pp. 287-300.

A. Solomatnikov, A. Firoozshahian, O. Shacham, Z. Asgar, M. Wachs, W. Qadeer, S. Richardson and M. Horowitz, "[Using a Configurable Processor Generator for Computer Architecture Prototyping](#)," Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 42), Dec. 12-16, 2009, New York, NY, pp. 358-369.

A. Firoozshahian, A. Solomatnikov, O. Shacham, Z. Asgar, S. Richardson, C., Kozyrakis and M. Horowitz, "[A Memory System Design Framework: Creating Smart Memories](#)," Proceedings of the 36th annual international symposium on Computer architecture (ISCA '09), June. 20-24, 2009, Austin, TX, pp. 406-417.

O. Shacham, M. Wachs, A. Solomatnikov, A. Firoozshahian, S. Richardson and M. Horowitz, "[Verification of Chip Multiprocessor Memory Systems Using A Relaxed Scoreboard](#)," Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture (MICRO 41), Nov. 08-12, 2008, Lake Como, Italy, pp. 294-305.

J. Leverich, H. Arakida, A. Solomatnikov, A. Firoozshahian, M. Horowitz and C. Kozyrakis, "[Comparing Memory Systems for Chip Multi-Processors](#)," Proceedings of the 34th annual international symposium on Computer architecture (ISCA '07), Jun. 09-13, 2007, San Diego, CA, pp. 358-368.

A. Firoozshahian, V. Manshadi, A. Goel and B. Prabhakar, "[Efficient, Fully Local Algorithms for CIOQ Switches](#)," Proceedings of the 26th IEEE International Conference on Computer Communications (INFOCOM 2007), May. 06-12, 2007, Barcelona, Spain.

## **PATENTS**

---

D. Cheriton, A. Firoozshahian, A. Solomatnikov, "[Iterator Register for Structured Memory](#)," Unites States Patent, No. 20170249992.

A. Azizi, A. Solomatnikov, A. Firoozshahian, J.P. Stevenson, M. Maddury, "[Searchable Hot Content Cache](#)," Unites States Patent, No. 20180004668 (pending).